



## Architecture multi-ASIP pour turbo décodeur multi-standard

**Amer Baghdadi**

Amer.Baghdadi@telecom-bretagne.eu

Télécom Bretagne

Technopôle Brest-Iroise - CS 83818  
29238 Brest Cedex 3 - FRANCE

GDR-ISIS 2010, Paris.  
14 janvier, 2010



## Outline

- **Introduction**
  - Forward error correction and flexibility requirements
  - Convolution turbo codes
  - Turbo decoding iterative principle
  - BCJR SISO Algorithm
  - Parallelism levels classification
- **ASIP design for flexible turbo decoding**
  - Parameters of flexibility
  - Overall ASIP Architecture
  - Basic Computational Blocks
  - Instruction Set
  - Sample illustration program
- **NoC-based multi-ASIP turbo decoding**
  - Multi-ASIP platform
  - Adaptive NoC architecture
  - Prototyping and on-board validation
- **Conclusion and perspectives**



## Flexibility requirements in standards for forward error correction codes

Standard	Codes	Rates	States	Block-size	Throughput
EDGE	CC	6/7, 1/3	64	39 - 870	5 - 62 kbps
UMTS	CC	1/2, 1/3	256	1 - 504	up to 32 kbps
	bTC	1/3	8	40 - 5114	up to 2 Mbps
LTE	CC	1/3	64	-	-
	bTC	1/3	8	40 - 6144	up to 200 Mbps
HSDPA	bTC	1/2 - 3/4	8	40 - 5114	up to 14.4 Mbps
CDMA2000	CC	1/2 - 1/6	256	1 - 744	up to 38 kbps
	bTC	1/2 - 1/5	8	378 - 20736	up to 2 Mbps
IEEE802.11 (WLAN)	CC	1/2 - 3/4	64	1 - 4095	6 - 54 Mbps
	CC	2/3	256	-	-
	LDPC	1/2 - 5/6	-	up to 1944	up to 450Mbps
IEEE802.16 (WiMax)	CC	1/2 - 7/8	64	up to 2040	-
	dbTC	1/3, 1/2, 2/3, 3/4, 5/6	8	up to 4800	up to 75 Mbps
	LDPC	1/2 - 3/4	-	up to 2304	up to 75 Mbps
Inmarsat	bTC	1/2	16	up to 2608	up to 64 kbps
DVB-S2	LDPC	1/4 - 9/10	-	16000, 64000	up to 255 Mbps


CC: Convolutional Code    bTC: binary Turbo Code    dbTC: duo-binary Turbo Code    LDPC: Low-density parity-check code



## Convolutional turbo codes


### • Code parameters

- Number of States
- Input bits (M-binary)
- Code rate
- Puncturing
- Polynomials




R=1/2, 8 state, binary

R=2/3, 8 states, duo-binary




### • Parallel concatenation of recursive systematic convolutional codes

### • Turbo principle in receiver



## Convolutional turbo decoding

- Iterative decoding of concatenated convolutional codes
- SISO module (Soft Input Soft Output)
  - Exchange of probabilistic information between decoders
  - MAP algorithm: BCJR or Forward Backward



- Improve convergence speed using parallelism

page 5



A.Baghdadi, Télécom Bretagne

Journée GDR-ISIS 2010, Paris, 14 Jan 2010



## BCJR SISO algorithm

- max-log-MAP computations



$$\alpha_k(s) = \max_{s'} (\alpha_{k-1}(s') + \gamma_k(s', s))$$

$$\beta_k(s) = \max_{s'} (\beta_{k+1}(s') + \gamma_{k+1}(s, s'))$$

$$L_k^{ex}(\mathbf{d}_k \equiv i) = \max_{(s', s) / \mathbf{d}(s', s) = i} (\alpha_{k-1}(s') + \gamma_k^{ex}(s', s) + \beta_k(s))$$

page 6



A.Baghdadi, Télécom Bretagne

Journée GDR-ISIS 2010, Paris, 14 Jan 2010




## BCJR Metric Level Parallelism (level 1)

- Parallelism of trellis transitions**




- Parallelism of BCJR computations (recursions, extrinsic information)**





## BCJR-SISO Decoder Level Parallelism (level 2)

- Component-decoder parallelism**

- Classical (serial) decoding
- Shuffled decoding




- Sub-block parallelism**




## Turbo-decoder Level Parallelism (level 3)

### • Iteration parallelism




### • Frame parallelism



## Parallelism technique classification

Level	Parallelism
<i>BCJR metric</i>	Trellis transitions
	BCJR computations
<i>BCJR-SISO decoder</i>	Sub-blocks
	Component decoders
<i>Turbo-decoder</i>	Iterations
	Frames



## Outline


- **Introduction**
  - Flexibility requirements in forward error correction
  - Convolution turbo codes
  - Turbo decoding iterative principle
  - BCJR SISO Algorithm
  - Parallelism levels classification
- **ASIP design for flexible turbo decoding**
  - Parameters of flexibility
  - Overall ASIP Architecture
  - Basic Computational Blocks
  - Instruction Set
  - Sample illustration program
- **NoC-based multi-ASIP turbo decoding**
  - Multi-ASIP platform
  - Adaptive NoC architecture
  - Prototyping and on-board validation
- **Conclusion**

## Flexibility requirements in applications using convolutional turbo codes


Application	Rate	Throughput (Mbps)	Code	Block size (bits)
CCSDS (deep space)	1/6 ... 1/2	1,6	binary, 16-state	1784 ... 16384
UMTS (mobile 3G)	1/3	2	binary, 8-state	40 ... 5114
CDMA2000 (mobile 3G)	1/5 ... 1/2	2	binary, 8-state	378 - 20736
LTE (mobile)	1/3	100	binary, 8-state	40... 6144
DVB-RCS (TV)	1/3 ... 6/7	2	duo-binary, 8-state	96 ... 1728
DVB-RCT (TV)	1/2, 1/4	2	duo-binary, 8-state	144 ... 648
Inmarsat (multimedia)	1/2	0,064	binary, 16-state	... 2608
WiMAX	1/2 ... 5/6	75	duo-binary, 8-state	48 ... 4800
Homeplug AV	1/2, 16/21	200	duo-binary, 8-state	128, 1088, 4160

**+ Trellis, puncturing, interleaver, concatenation, # of component decoders**

## Design decisions and ASIP flexibility




## Complete ASIP Architecture





## BCJR recursion unit

- 16 branch metrics, depending on puncturing
- Up to 32 transitions per processing matrix
- 8 Max nodes
  - Column wise: state metrics
  - Row wise: extrinsic information




## Basic computation blocks

Adder Node Forward




Adder Node Backward

Adder Node Fw/Bw



$$L_k^{\text{ex}}(\mathbf{d}_k \equiv i) = \max_{(s', s) / \mathbf{d}(s', s) \equiv i} (\alpha_{k-1}(s') + \gamma_k^{\text{ex}}(s', s) + \beta_k(s))$$




Config for 8 states db

Processing Matrix

## Basic computation blocks (Cont.)

### 4-Input Max Finder



$$\beta_k(s) = \max_{s'} (\beta_{k+1}(s') + \gamma_{k+1}(s, s'))$$

$$\alpha_k(s) = \max_{s'} (\alpha_{k-1}(s') + \gamma_k(s', s))$$

$$L_k^{ex}(d_k \equiv i) = \max_{(s', s) / d(s', s) = i} (\alpha_{k-1}(s') + \gamma_k^{ex}(s', s) + \beta_k(s))$$


page 17

A.Baghdadi, Télécom Bretagne

Journée GDR-ISIS 2010, Paris, 14 Jan 2010



## Control, pipeline stages, and memories



page 18

A.Baghdadi, Télécom Bretagne

Journée GDR-ISIS 2010, Paris, 14 Jan 2010



## ASIP instruction set

- **Registers/Memory Transfer**
  - Trellis configuration
  - State metric initialization
  - Windowing support
- **Control**
  - ZOL
  - Repeat
- **Operative Map**
  - Forward/Backward recursion
    - State metrics
    - Extrinsic info.
    - Hard decisions
- **Max tree**
  - Column
    - Max between 2 Inputs
    - Max between 4 Inputs
  - Row
    - Max between 2 Inputs
    - Max between 4 Inputs

## ASIP: application example

### double binary 8-states code

```

LD_CONFIG 0
LD_CONFIG 1
LD_CONFIG 2
LD_CONFIG 3
SET_SIZE 48
_loop: LD_REC
      ZOLB _LW _LW _RW
      DATA_LEFT add m |
      _LW: max2 m | x24
            DATA_RIGHT add m |
            max2 m |
            NO_LD add i | x24
            max2 i |
            _RW: max1 i ST_EXT
                  ST_REC
                  jmp _loop
  
```

### single binary 8-states code

```

LD_CONFIG 0
LD_CONFIG 1
SET_SIZE 40
_loop: LD_REC
      ZOLB _LW _LW _RW
      DATA_LEFT add m | x20
      _LW: max1 m |
            DATA_RIGHT add m |
            max1 m |
            NO_LD add i | x20
            max2 i |
      _RW: max1 i ST_EXT
            ST_REC
            jmp _loop
  
```


~ 3,5 cycles /symbol

## ASIP: application example (cont.)


### BM computations and accumulation with old state metrics

...  
DATA\_LEFT add m  
max2 m  
...  
...  
x24

- All trellis transitions are processed in parallel  
(parallelism level 1:  
*Parallelism of trellis transitions*)



“EXE” pipeline stage




## ASIP: application example (cont.)


### Select and update state metrics

...  
DATA\_LEFT add m  
max2 m  
...  
...  
x24

- Use of 4-input Max function in column wise configuration for each state
- State metrics are saved in RMC registers



“EXE” pipeline stage




- ## Outline
- **Introduction**
    - Flexibility requirements in forward error correction
    - Convolution turbo codes
    - Turbo decoding iterative principle
    - BCJR SISO Algorithm
    - Parallelism levels classification
  - **ASIP design for flexible turbo decoding**
    - Parameters of flexibility
    - Overall ASIP Architecture
    - Basic Computational Blocks
    - Instruction Set
    - Sample illustration program
  - **NoC-based multi-ASIP turbo decoding**
    - Multi-ASIP platform
    - Adaptive NoC architecture
    - Prototyping and on-board validation
  - **Conclusion**
- page 24    A.Baghdadi, Télécom Bretagne    Journée GDR-ISIS 2010, Paris, 14 Jan 2010




## High-throughput multi-ASIP turbo decoder

- 3 dedicated networks
- Network interface: interleaver
- Low latency for the extrinsic information network
- Multi-stage interconnection on networks



## NoC for flexible turbo decoding

- Iterative extensive exchanges of interleaved data require a fully flexible on-chip interconnection network
- Support of all interleavers – avoid communication conflicts



- Appropriate NoC topologies explored (Butterfly, Benes, De Bruijn)

## Results and more information...

- **AFANA Project (Application-Field-Aware Adaptive Network on chip Architecture)**

( <http://recherche.telecom-bretagne.eu/afana> )



InPixaI



ANR – Architecture du futur  
2007-2010



page 27

A.Baghdadi, Télécom Bretagne



Journée GDR-ISIS 2010, Paris, 14 Jan 2010



## Prototyping and on-board validation

- **8-ASIP prototype using a logic emulation board**

- $F = 135$  MHz
- 53% of a single FPGA Xilinx Virtex 5 LX330
- Turbo decoding:  
50 Mbps @ 6 iterations
- With 1,5 cycle/symbol (a new ASIP ver)  
120 Mbps @ 6 iterations



- Target ASIC: 1Gbps with 20-ASIP architecture

page 28

A.Baghdadi, Télécom Bretagne

Journée GDR-ISIS 2010, Paris, 14 Jan 2010



## References

- **Research contributions from my past and current supervised PhD students:**
  - Olivier Muller
  - Atif Raza Jafri
  - Hazem Moussa
- **Selected reference publications:**
  1. O. Muller, A. Baghdadi, M. Jezequel, "From Parallelism Levels to a Multi-ASIP Architecture for Turbo Decoding", IEEE TVLSI, Vol. 17, Issue: 1, Page(s): 92-102, Jan. 2009.
  2. O. Muller, A. Baghdadi, and M. Jezequel, "From application to ASIP-based FPGA prototype : a case study on turbo decoding", 19th IEEE/IFIP international symposium on Rapid System Prototyping, June 2008.
  3. H. Moussa, O. Muller, A. Baghdadi, M. Jézéquel, "Butterfly and Benes-Based on-Chip Communication Networks for Multiprocessor Turbo Decoding", DATE'07, April 2007.
  4. O. Muller, A. Baghdadi, and M. Jezequel, "On the Parallelism of Convolutional Turbo Decoding and Interleaving Interference", IEEE Global Telecommunications Conference (GLOBECOM 06), November 2006.

## Conclusions

- **Flexibility requirements in channel decoding and turbo decoding applications**
- **Turbo decoding and parallelism levels**
- **Detailed architecture of a typical ASIP for flexible turbo decoding**
  - Illustration of decoding process, pipeline, and resources utilization throughout a detailed application example
  - ASIP design and verification flow
- **NoC-based multi-ASIP turbo decoding**

## Perspectives – on going work...

- **Towards an innovative universal channel decoder architecture**
  - Unifying flexibility-oriented and optimization-oriented approaches
- **UDEC Project (Universal channel DECoder)**  
( <http://recherche.telecom-bretagne.eu/udec> )



ANR – Architecture du futur  
2008-2011

